




FIG.1



**FIG.2**  
(PRIOR ART)



**FIG.3**  
(PRIOR ART)



**FIG.4**  
(PRIOR ART)




FIG.5







FIG.6



# FIG. 7



# FIG.8







**FIG. 9**

The diagram illustrates a computer system architecture with the following components and connections:

- 50: HOST COMPUTER** and **5: HARD DISK DRIVES** are connected to the system via **103: DRIVE IF** and **104: SM ACCESS CONTROLLER**.
- 101: MICRO PROCESSOR** is connected to the system via **102: HOST IF**.
- 106: INTERNAL BUS** connects the microprocessor to the **11: CHANNEL IF UNIT** and **12: DISK IF UNIT**.
- 104: SM ACCESS CONTROLLER** and **105: CM ACCESS CONTROLLER** are connected to the **11: CHANNEL IF UNIT** and **12: DISK IF UNIT**.
- 107: SM CONTROLLER** is connected to the **13: SHARED MEMORY UNIT** via **143: SM PATH BETWEEN UNITS**.
- 108: CM CONTROLLER** is connected to the **14: CACHE MEMORY UNIT** via **142: CM PATH BETWEEN UNITS**.
- 109: MEMORY MODULE** is connected to the **13: SHARED MEMORY UNIT** via **139: SM ACCESS PATH**.
- 137: CM ACCESS PATH** connects the **14: CACHE MEMORY UNIT** to the **13: SHARED MEMORY UNIT**.
- 14: CACHE MEMORY UNIT** is connected to the **1-2: DISK ARRAY CONTROL UNIT** via **111: CM-SW**.
- 13: SHARED MEMORY UNIT** is connected to the **1-2: DISK ARRAY CONTROL UNIT** via **111: CM-SW**.
- 138: CM ACCESS PATH** connects the **1-2: DISK ARRAY CONTROL UNIT** to the **108: CM CONTROLLER**.




# FIG.10




# FIG.11

The diagram illustrates a complex system architecture with the following components and connections:


- Host Computers:** Two units at the top left, connected to the system via a **50:HOST COMPUTER** line.
- Microprocessor:** A central unit connected to the **106:INTERNAL BUS**.
- Interface Units:** **101:DRIVE IF** and **102:HOST IF** are connected to the microprocessor and the internal bus.
- Memory and Storage:** Includes **103:5-HARD DISK DRIVES**, **104:SM ACCESS CONTROLLER**, **105:CM ACCESS CONTROLLER**, **109:MEMORY MODULE**, **113:SHARED MEMORY UNIT**, and **114:CACHE MEMORY UNIT**.
- Controllers and Pathways:** Features **107:SM CONTROLLER**, **108:CM CONTROLLER**, and various access paths like **137:CM ACCESS PATH**, **139:SM ACCESS PATH**, and **138:CM ACCESS PATH**.
- Internal Bus:** A central **106:INTERNAL BUS** facilitating communication between the microprocessor and other components.



# FIG.12



# FIG.13



# FIG.14





FIG.15



# FIG.16







FIG.17



# FIG.18







FIG.19



# FIG.20



# FIG.21



# FIG.22

410:REFERENCE TABLE  
FOR PATH SWITCH

ADDRESS.	PORT No.
0 × 0 ··· 000	0
0 × 0 ··· 001	0
⋮	⋮
0 × 0 ··· OFF	0
0 × 0 ··· 100	1
⋮	⋮
0 × 0 ··· 200	2
⋮	⋮